FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

For MAX10, Is it possible to turn off the VCCIO power supply for I / O banks that do not include JTAG pins after entering user mode?

KNaka47
Beginner
300 Views
 
0 Kudos
3 Replies
YuanLi_S_Intel
Employee
166 Views

Hi Kimi,

 

Apologize that it cannot be. The reason is because some of the I/O Banks are inter-related.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_gpio.pdf

 

Thank You.

KNaka47
Beginner
166 Views

​Are there any I/O banks that are not inter-related in 10M50DAF484?

If so, what about I/O banks that are not inter-related?

 

Thank you

YuanLi_S_Intel
Employee
166 Views

Hi Kimi,

 

Apologize it cannot be. Another thing to take note is that the VCCIO is required for the device to boot up. During device boot up, all VCCIO banks must reach the recommended operating level before configuration completes.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_pwr.pdf (Page 8)

 

Thank You.

Reply