FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.



I working on a project in which I interface with the onboard ADC of DE0 nano FPGA board and use that output to perform a particular task.

The problem which I faced is I created two modules in Quartus prime 1 for ADC and 1 for ADC logic and connect them using block diagram and make block diagram as a top-level entity and map the pin and then flash the code in my FPGA board. As per the code logic when the value of channel 1 of ADC is >600 then the output will be high and else low. 

I connected the led(external) to that output of ADC logic and the output seems to be the opposite of my logic means the led glows continuously and when the channel 1 value is >600 is stops glowing which is not the condition I defined.

I tried everything and nothing seems to be working, hope I find some help here.

Thanks in advance.

0 Kudos
1 Reply
Honored Contributor III

Can you show some HDL code or schematic design?  It's not entirely clear what's going on.  LEDs are active low, so maybe this is just a confusion there.