FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits

Generate SOF file

Altera_Forum
Honored Contributor II
1,256 Views

I am trying to run Triple speed Ethernet ref design on Stratix II GX development.  

 

I followed all the steps given in reference design and able get it running as is.  

 

Now I want to make some changes to the design and test, but what ever I do I am not able to generate new SOF file. Code compiles with out any errors but its not generating SOF file and I am not able to understand how to test my changes.:confused: 

 

I tried using Quartus II - version 8.0 and 9.1 

Any help or pointers is appreciated. Thanks in advance. 

I using evaluation license, that I got with Dev board kit.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
258 Views

Do you have changed your licence file or something like that. Quartus doesn´t make a .sof file if there is no licence file.

0 Kudos
Altera_Forum
Honored Contributor II
258 Views

Thats my bad I was trying with 30 days eval license. Thanks for the quick response.

0 Kudos
Reply