FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

HPS SPI MISO pin

User1580871742356367
501 Views

I have a question about HPS SPI pin, MISO. It's HPS dedicated pin once configured. 

Was it able to MUX it with a HPS GPIO pin internally? Which means either one of them can go to HPS SPI controller. 

0 Kudos
7 Replies
EBERLAZARE_I_Intel
495 Views

Hi,

I did not get the device that you are using, which device are you referring to? Cyclone V SoC, Arria 10 SoC etc.

 

 

User1580871742356367
490 Views
User1580871742356367
487 Views

Does the SPI controller support 3-wire SPI?

User1580871742356367
478 Views
EBERLAZARE_I_Intel
473 Views

Hi,

There are two MISO signal pins available for the SPI masters and SPI slaves.  Theses pins are routed and available to the HPS I/O, yes it can go to the SPI controller.

I recommend that you read our Arria 10 SoC HPS TRM SPI Controller section [page 3925], for more detailed information on the usage and interfaces of the SPI controller:

https://www.intel.com/content/www/us/en/programmable/documentation/sfo1410070178831.html

 

User1580871742356367
466 Views

My question was not about general SPI and pins available from the HPS.

I like to know if it's possible to implement a 2:1 MUX that its inputs are connected to one of MISO pin and a HPS GPIO pin and the MUX output goes to a MISO port (not pin) of the HPS instant (or Soc subsystem).  

 

 

EBERLAZARE_I_Intel
393 Views

hi,

Yes, you may do as such, but keep in mind you need to still close the timing for these. Also, make sure your are connecting to the correct MISO pins as both are in Master as Slave, which is an Input and Output respectively.

Reply