FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

HSMC LVDS pin direction.

Altera_Forum
Honored Contributor II
1,284 Views

I have a simple question regarding the LVDS on the HSMC connectors. I'm using Stratix-III development kit. 

 

Can the LVDS pins be defined as either input or output? Or are they "locked" into a particular direction? 

 

Please advise, thanks in advance,
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
271 Views

Stratix families have dedicated LVDS RX and TX pins, so the assignament can't be changed.

0 Kudos
Altera_Forum
Honored Contributor II
271 Views

Thank you for your reply. 

 

OK, just for further clarification: so the Stratix-III pin AC11 connected to HSMC 

J18 pin 47 defined as HSMA_TX_P0, can ONLY be an LVDS output or redefined as 

a CMOS Input/Output 2.5V pin? 

 

Tschuess!
0 Kudos
Altera_Forum
Honored Contributor II
271 Views

You have been asking for LVDS direction. All LVDS pins can be also used as single ended in- or ouput pin.

0 Kudos
Reply