FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5278 Discussions

Has anyone successfully run LVDS on Arria V?

Honored Contributor II

Hi guys,  

I'm trying to setup SGMII protocol on my Arria V board.  

I use the HSMC loopback board to test.  

Somehow, I don't receive any signal coming out of the Tx pin. :( 

I used the wizard to instantiate altlvds_tx core, things seem to be straight forward. The lock signal is high.  

Anyone successfully run the LVDS with Arria V ES? 


0 Kudos
0 Replies