FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
5841 Discussions

Hello I AM BULIDING A SCHEME WITH INTEL MAX 10 , AND I WANT TO CONNECT THE JTAG IN THE NEXT CONSTELATION , Is it ok ?

LBelo1
Beginner
449 Views

AA.png

0 Kudos
3 Replies
ShafiqY_Intel
Employee
207 Views

Hi LBelo1,

 

TCK pin should connected to 1kOhm pull-down resistor

and, I recommend to leave TDO pin unconnected if not used.

 

Please refer to MAX 10 pin connection guideline for more details:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-10/pcg-01018.pdf

 

Thanks

0 Kudos
LBelo1
Beginner
207 Views

Hi WolfGang

Thank you very but,

is everything else is ok ?

thank you

0 Kudos
ShafiqY_Intel
Employee
207 Views

And for TDI pin, you need to pull-up to 10kOhm. (you are pull-down the TDI pin)

 

TDI & TMS = pull-up

TCK = Pull-down

TDO = leave unconnected or pull-up

 

 

0 Kudos
Reply