FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5239 Discussions

Hello I AM BULIDING A SCHEME WITH INTEL MAX 10 , AND I WANT TO CONNECT THE JTAG IN THE NEXT CONSTELATION , Is it ok ?

LBelo1
Beginner
344 Views

AA.png

0 Kudos
3 Replies
ShafiqY_Intel
Employee
102 Views

Hi LBelo1,

 

TCK pin should connected to 1kOhm pull-down resistor

and, I recommend to leave TDO pin unconnected if not used.

 

Please refer to MAX 10 pin connection guideline for more details:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-10/pcg-01018.pdf

 

Thanks

LBelo1
Beginner
102 Views

Hi WolfGang

Thank you very but,

is everything else is ok ?

thank you

ShafiqY_Intel
Employee
102 Views

And for TDI pin, you need to pull-up to 10kOhm. (you are pull-down the TDI pin)

 

TDI & TMS = pull-up

TCK = Pull-down

TDO = leave unconnected or pull-up

 

 

Reply