FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5152 Discussions

Hello, I have purchased cyclone V GT FPGA development board. I would like to ask whether the HSMC port B interface's transmission and reception pins support LVDS or not? If not, please recommend a ADC which use 1.5-v PCML standard for me.

jjian40
Beginner
1,243 Views
 
0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
122 Views

​Hi,

 

Both HSMC port A and B supports LVDS interface.

You can check DIFFIO_TX_xx & DIFFIO_RX_xx FPGA pin are used by HSMC ports. And which supports true LVDS transmitter &  receiver channels on row and column I/O banks. Pins with a "p" suffix carry the positive signal for the differential channel.Pins with an "n" suffix carry the negative signal for the differential channel.

 

Please refer the pin connection guideline and schematic.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-v/pcg-01014.pdf

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Regards

Anand

Reply