FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5145 Discussions

Hi, For Transceiver IO's do we need to match trace length for multiple channels/lanes for 40GB Ethernet using QSFP+ connector ?

HMusu
Beginner
‎04-23-2020 06:51 AM
152 Views
 
0 Kudos

Link Copied

1 Reply
CheePin_C_Intel
Employee
‎04-24-2020 10:22 AM
111 Views

Hi,

 

As I understand it, you have some inquries related to the trace length matching. For your information, generally for 40G Ethernet, there will be 10G x 4 bonded XCVR lanes. It is recommended for you to match the length for these lanes to ensure minimal lane-lane skew.

 

Just for ddditional information, you may also refer to the device datasheet ie "Transmitter Channel-to-channel Skew Specifications" in A10 device datasheet for max TX CH-CH skew within the FPGA.

 

Please let me know if there is any concern. Thank you.

 

Best regards,

Chee Pin

0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.