- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The Linked document shows the thickness (over 2mm, under 4mm) need balking hours 48. Is this not only INTEL CPU, but also FPGA, too?
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi TIshi35,
Thank you for contacting Intel Community.
For FPGA MSL baking instruction, please refer to the link below:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/support/reliability/msl/msl-baking-instruction.pdf
Regards,
Aim
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page