- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Sir,
Here are several platforms that I suggest for you to gain knowledge about the memory controller. Hope this is helpful for you.
1. EMIF Handbook:
- The External Memory Interface Handbook provide all the information you need (includes DDR3 and DDR4 ) to create a memory interface.
- Link: https://www.intel.com/content/www/us/en/programmable/support/literature/lit-external-memory-interface.html
2. EMIF Support Center Website:
- Link: https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/external-memory-interfaces-support.html
3. EMIF User Guide ( Arria 10):
- Guideline on the design flow ( which include DDR3 and DDR4 protocol)
- Link: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-20115.pdf
Regarding the probing system, can you help to clarify more on which probing are you referring? Are you referring to on board probing or FPGA internal probing?
If it is FPGA internal probing, you can use SignalTap Analyzer to probe on Avalon MM bus transaction. If no then please help to elaborate more so that I can understand your inquiry better.
Thanks.
Regards,
NAli1
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page