FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5922 Discussions

Hi, iam using MAX10-10M04DAF256C8G in one my design, i understand from Power management file for the same FPGA that Power Sequencing circuit is not required. Please correct if my understanding is wrong.

SAM00
Beginner
‎07-17-2019 02:32 PM
584 Views
 
0 Kudos

Link Copied

1 Reply
Rahul_S_Intel1
Employee
‎07-18-2019 07:00 AM
378 Views

Hi,

Kindly refer the document ,for your reference and you can find that there is no power up and power down sequence.

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_pwr.pd

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.