How bad is 5V input for DE1 ?

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

How bad is 5V input for DE1 ?

872 Views

If the GPIOs of the DE1 are driven by a 5V system, how bad is this in terms of violating the specs ?

It seems odd that the Cyclone II pins connected to the GPIOs do not have the PCI clamping diode option, when they could use them the most :confused:. So all that is left in terms of 'defense' is the GPIO series resistors ...

Any ideas ?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.