FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4953 Discussions

How bad is 5V input for DE1 ?

Honored Contributor I

If the GPIOs of the DE1 are driven by a 5V system, how bad is this in terms of violating the specs ? 


It seems odd that the Cyclone II pins connected to the GPIOs do not have the PCI clamping diode option, when they could use them the most :confused:. So all that is left in terms of 'defense' is the GPIO series resistors ... 


Any ideas ?
0 Kudos
0 Replies