FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5287 Discussions

How can we calculate the number of Flip Flops ( used by our application) from the resource utilization report generated by Quartus prime?

sraha
Beginner
1,096 Views

Given the resource utilization report of FPGA ( number of ALMs, ALUTs, and registers) I need to find the total number of FFs in the final design

0 Kudos
2 Replies
Vicky1
Employee
769 Views

Hi,

First perform "Analysis & Synthesis" in the Tasks pane, When synthesis is done then check the summary of the Analysis & Synthesis for Total Registers(Flip flops) in report.

Regards,

Vicky

 

sraha
Beginner
769 Views

Hi Vicky,

 

Thank you for you reply.

I am using AOC to compile my OpenCL code. The report I got from Quartus II is shown below. Do you mean that to estimate the total number of FFs used in the design we have to consider the second row only (registers)?

****************************************

ALUTs: 127794

Registers: 167,764

Logic utilization: 115,080 / 427,200 ( 27 % )

I/O pins: 177 / 928 ( 19 % )

DSP blocks: 1 / 1,518 ( < 1 % )

Memory bits: 3,400,176 / 55,562,240 ( 6 % )

RAM blocks: 394 / 2,713 ( 15 % )

Actual clock freq: 260.0

Kernel fmax: 260.14

1x clock fmax: 260.14

2x clock fmax: 10000

Highest non-global fanout: 22332

**********************************************

Looking forward to hearing from you soon.

 

Thanks,

Samah

Reply