FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

How to Port Superloop SSS Plus Example To DE3 Development Kit

Altera_Forum
Honored Contributor II
‎11-23-2012 03:12 PM
905 Views

I downloaded the Superloop SSS Plus example which is designed to run on the 3C120 development kit.  

Any idea for what I need to port that example on Stratix III development kit (DE3) instead of 3C120 development kit 

 

Thanks in advance.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-23-2012 03:14 PM
210 Views

Link for Superloop SSS Plus example: 

http://www.alterawiki.com/wiki/superloopsimplesocketserverplus
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.