FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
5553 Discussions

How to Port Superloop SSS Plus Example To DE3 Development Kit

Altera_Forum
Honored Contributor II
862 Views

I downloaded the Superloop SSS Plus example which is designed to run on the 3C120 development kit.  

Any idea for what I need to port that example on Stratix III development kit (DE3) instead of 3C120 development kit 

 

Thanks in advance.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
167 Views
Reply