- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am planning to have a new FPGA board to implement a NIOS design, can you help to find the most suitable board?
1 Solution
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Regarding gate count, most of the dev kit will typically be very large, hopefully much larger than our design. We can utilize a max of 60-70% FPGA resources.
Key here is memory requirement,
The Quartus tools will estimate for you how many gates your design requires.
- So we can design HDL with Nios II project for a specific FPGA device with Quartus tool and check the resource utilized.
- Also, need to check hardware interfaces required with respect HDL design & IP's.
Regards
Anand
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Regarding gate count, most of the dev kit will typically be very large, hopefully much larger than our design. We can utilize a max of 60-70% FPGA resources.
Key here is memory requirement,
The Quartus tools will estimate for you how many gates your design requires.
- So we can design HDL with Nios II project for a specific FPGA device with Quartus tool and check the resource utilized.
- Also, need to check hardware interfaces required with respect HDL design & IP's.
Regards
Anand

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page