FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6198 Discussions

How to enable TX and RX in 100G MAC and PMA for E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel FPGA IP s

RJoy01
Beginner
511 Views
 
0 Kudos
2 Replies
Deshi_Intel
Moderator
393 Views

Hi,

 

I don't quite get your question but you can always refer to the user guide doc parameter control explanation table on page 51 onwards for detail

 

Thanks.

 

Regards,

dlim

0 Kudos
Deshi_Intel
Moderator
393 Views

HI,

 

I have not hear back from you for close to 2 months

 

Hopefully the guideline in user guide doc is able to clear your doubt.

 

For now, I am setting this case to closure.

 

Thanks.

Regards,

dlim

0 Kudos
Reply