How to find FIFO ID in FPGA architecture

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

How to find FIFO ID in FPGA architecture

901 Views

Hi,

To write data to a FIFO on FPGA from host through PCIE in DMA mode, by using Terasic PCIE IP, I need to specify the 'memory FIFO ID', how can I find the corresponding ID of a certain FIFO on FPGA architecture?

Similarly, if this time the data is written to a memory-mapped memory, how to find the MM-address of the memory?

I understand in SOPC/Qsys a certain base address is allocated to each component in the system, then does that mean Terasic PCIE IP has to be used with SOPC/Qsys? (doesn't look so from their reference design), then how to find the ID and the MM-address?

Thanks!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.