FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5283 Discussions

How to implement "dual channel mode" to get effective bit width of 128bits while operating with DDR4 with Arria10 device?

SKGR0
Beginner
422 Views
 
0 Kudos
3 Replies
Deshi_Intel
Moderator
171 Views

HI,

 

You can instantiate two DDR4 IP, each with 64 DQ width to get total of 128 DQ width support.

 

Thanks.

 

Regards,

dlim

SKGR0
Beginner
171 Views

I observed that the total number of DQ pins available in DDR4 is 64. By instantiating two DDR4 IP , will I be able to access 128 bits simultaneously in the same clock cycle?

Deshi_Intel
Moderator
171 Views

Short answer is YES provided that both DDR4 IP memory controller is able to process the data simultaneously else we should expect data delay from one of the DDR4 IP.

 

Regards,

dlim

Reply