FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5924 Discussions

How to load data into the DDR2 in DE3?

Altera_Forum
Honored Contributor II
‎05-05-2011 03:54 PM
900 Views

Hi, 

 

I use terasic DE3 with an external DDR2. The DDR2 demo given by terasic is running good but the DDR2 data is generated inside the NIOS. How should I load data from FPGA to the NIOS processor? 

 

Thanks!
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎05-05-2011 04:30 PM
226 Views

In SOPC, use DMA or SGDMA. 

In Nios IDE, use IOWR and IORD.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎05-05-2011 05:20 PM
226 Views

Hi sean, 

 

Thanks for your reply. But the IOWR/IORD can run at most at around 20MHz, right? That means the highest data rate I can get is 20*64=1280Mbps, which is a huge decrease in performance. Is there any solution for that?
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.