FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5232 Discussions

How to load data into the DDR2 in DE3?

Altera_Forum
Honored Contributor II
766 Views

Hi, 

 

I use terasic DE3 with an external DDR2. The DDR2 demo given by terasic is running good but the DDR2 data is generated inside the NIOS. How should I load data from FPGA to the NIOS processor? 

 

Thanks!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
92 Views

In SOPC, use DMA or SGDMA. 

In Nios IDE, use IOWR and IORD.
Altera_Forum
Honored Contributor II
92 Views

Hi sean, 

 

Thanks for your reply. But the IOWR/IORD can run at most at around 20MHz, right? That means the highest data rate I can get is 20*64=1280Mbps, which is a huge decrease in performance. Is there any solution for that?
Reply