FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5914 Discussions

How to route Stratix-10 E-Tile tx/rx_serial_data to SMA output pins ?

TobiasS98
Beginner
315 Views

I have the Intel Stratix 10 TX Signal Integrity Development Kit. I am currently trying to use the E-Tile and verify its function. 

I used different design examples as well as the provided Board_Test_System to base my scripts on. But so far it seems that the receiver is not working properly. I  could verify that I get a signal on the oscilloscope from the TX.

Thats my setup:

1. Connect SMAA_TX to SMAA_RX via a suitable cable.

2. Open Transcivertoolkit and load example/and or own file

3. Use Adapation

4. Try to do PRBS test which always stops because of high error rate

5. Also, trying to take an eye diagram never works and always aborts.

 

I am trying to figure out where exactly the problem is. For example. The channel 4 and 6 are noted on the pin layout for the SMA connectors. What exactly does that mean ? Does quartus does the routing or do I have to select an 8 Channel E-Tile ? And how would I then connect those 8 Channels to my board pins ?

0 Kudos
2 Replies
Kshitij_Intel
Employee
243 Views

Hi,


Can you please try with the internal serial loopback first. Please see the below link.


https://www.intel.com/content/www/us/en/docs/programmable/683723/current/internal-serial-loopback-path.html


Hope this will help you. If you still face any issues please let me know.


Thank you

Kshitij Goel


0 Kudos
Kshitij_Intel
Employee
209 Views

Hi,


As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you

Kshitij Goel


0 Kudos
Reply