FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5283 Discussions

How to see and change MSEL setting of Stratix 10 MX FPGA development kit?

CHung
Novice
393 Views

Hi,

In the following section,

https://www.intel.com/content/www/us/en/programmable/documentation/cbc1517362051825.html

​it says "Changing to JTAG mode requires changing pull-up/pull-down resistors for the MSEL lines on the board. Please refer to the board schematics and layout for detailed resistor locations."

But how to change them to JTAG mode?

MSEL pins are AR37, AV38, and BA39 on schematic, but I can't find the exact location on FPGA board.

Or, will it change to JTAG mode automatically when an external JTAG download cable is pluged in?

 

Thanks.

 

Chia-Ming Hung

0 Kudos
2 Replies
AR_A_Intel
Employee
137 Views

 

 Hello,

 

Welcome to INTEL forum. We recommended to use the board Switch and Jumper Settings default setting for Jtag.

CHung
Novice
137 Views
Reply