FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5241 Discussions

How to solve this Fitter error?

CHung
Novice
411 Views

Hi,

As attached file, Quartus shows "Fitter require X LABs for clock region in ..., but only Y LABs available ...".

What does this message mean?

Do you have any suggestion for solving this problem?

0 Kudos
5 Replies
KhaiChein_Y_Intel
212 Views

Hi,

 

This error is issued when the legal clustering cannot be found in a region. It could be a clock region, a Logic Lock region, or an intersection of both.

 

In this case, please increase the size of any Logic Lock region or the clock region in the corresponding locations.

 

Thanks.

CHung
Novice
212 Views
KhaiChein_Y_Intel
212 Views

Hi,

 

May I know if you have any updates?

 

Thanks.

CHung
Novice
212 Views
Zhilang_X_Intel
Employee
212 Views

Hi KhaiY,

 

Could you help share about how to increase the size of any Logic Lock region or the clock region in the corresponding locations

 

Thanks!

Liam

Reply