FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6309 Discussions

How to use HPS internal clock in Agilex 7 SOC

Veerappan
Beginner
369 Views

Hi,

   How to use HPS internal oscillator as a source for both main and peripheral PLL.

Screenshot from 2025-01-21 10-02-30.png

 

I tried by choosing the Internal oscillator in a general configuration in Platform Designer device->device and pin options. But it does not work. How I verified this by reading the main_pllglob register. The address is  0xFFD10048. The VCO source is kept at 0 even though I chose it as an internal oscillator. 

 

Screenshot from 2025-01-21 15-33-31.png

 

Thanks,

Regards,

Veerappan P.

 

 

 

Labels (1)
0 Kudos
4 Replies
khtan
Employee
249 Views

Hi Veerappan,

Apologies for the long delay in replying , was on medical leave for 2 weeks and my forum account access got revoked, just manage to regain access this week.

 

I will look into this case and feedback to you later, once again I'm sorry for the long response delay.

 

Thanks

Regards

Kian

0 Kudos
khtan
Employee
199 Views

Hi Veerappan

Sorry for the delay, was discussing your 3 forum issues with our team. Could you give more details like what other changes in your configuration and the steps you use to build, program and read back the register, additional logs /design files would be helpful? 

I will try to see whether I could source an Agilex 7 SOC on my side to replicate based on your configuration.

 

Thanks

Regards

Kian

 

 

 

0 Kudos
Veerappan
Beginner
119 Views

Hi khtan,

I am using ARMDS to program, debug the uboot and read register value. Actually My question is how to configure HPS internal oscillator as source for both main and peripheral PLL.   

 

Thanks,

Regards,

Veerappan P.

0 Kudos
khtan
Employee
130 Views

Hi,

May I know the status of this case?

 

Thanks

Regards

Kian

0 Kudos
Reply