FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5151 Discussions

I am using MAX10 FPGA in my design and i am making JTAGEN pin as NC, because i dont want to use sharing. is it ok? is there any problem?

AKuma150
Beginner
659 Views
 
0 Kudos
4 Replies
AnandRaj_S_Intel
Employee
78 Views

Hi Arvinda,

 

No,

Intel recommend to pull-up JTAGEN pin to a weak 10-kΩ pull-up.

 

If the JTAG pin sharing is not enabled, the JTAGEN pin is a regular I/O pin and JTAG pins function as JTAG dedicated pins.

To use JTAG pin as dedicated pin, tie the JTAGEN pin to a weak 10-kΩ pull-up

 

Reference,

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-10/pcg-01018.pdf

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards,

Anand

AKuma150
Beginner
78 Views

Hi Anand

 

thanks for your reply

weak pull-up means just need to enable the weak pull-up option for that particular pin right ?

AnandRaj_S_Intel
Employee
78 Views

HI Arvinda,

 

Yes, jtagen pin has an internal 25-kΩ pull up. but still we required external 10-kΩ pull-up.

 

Regards

Anand

AKuma150
Beginner
78 Views

Hi Anand

 

thanks for your help

 

Aravind

Reply