FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5283 Discussions

I used Quartus to generate the soc_system.sopcinfo file, and then use sopc2dts to build the corresponding soc_system.dtb. It seems that everything work fine except that the eth0 is down. Anyone have similar problem or any suggestion?

wchen50
Beginner
428 Views
 
0 Kudos
3 Replies
Fawaz_J_Intel
Employee
232 Views

Hello,

May I know which FPGA device are you referring to? is it development kit or custom board?

 

thank you

wchen50
Beginner
232 Views

I am using DE0-Nano-Soc development board, which is using Cyclone V.

Fawaz_J_Intel
Employee
232 Views

Hello.

Can you share with me the device tree?

Furthermore, have you tried the default GHRD image came with the board?

 

Thank you

Reply