FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5922 Discussions

I would like to verify the JTAG pinout, where can I get a refence design schematics for 5M80ZT100 and MAXV5M40ZE64?

EDing
Partner
‎09-09-2019 05:22 PM
700 Views
 
0 Kudos

Link Copied

1 Reply
YuanLi_S_Intel
Employee
‎09-10-2019 05:22 AM
483 Views

Hi Ellen,

 

Apologize that we dont have design schematics for 5M80ZT100 and 5M40ZE64. However, we have pin connection guidelines for MAX V. You may refer to link below for pin connection guidelines:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-v/pcg-01012.pdf

 

Regards,

YL

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.