FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5159 Discussions

IO assignment for triple speed ethernet

SAnan1
Beginner
1,030 Views

Objective: Synthesize Triple Speed Ethernet IP variant (with MAC and 1000 Base - X) in my Cyclone IV GX transceiver kit. I'd like to then connect an Ethernet cable to my FPGA and then observe the RX signals toggle (sop,eop,data_valid,data)

 

I have the generated TripleSpeedEthernet.v file. How the hell do I assign IO for this design? I'm confused.

0 Kudos
3 Replies
Nathan_R_Intel
Employee
129 Views

​Hie,

 

To understand how to assign IO, you can refer to the Reference or Example Design. Generating an example design for TSE IP is covered in our documentation below (Refer to Pg 18 to links to document related to generating reference design for different devices):

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ethernet.pdf

 

Please let me know if the above document helps you resolve your issue.

 

Regards,

Nathan

SAnan1
Beginner
129 Views
I ran into this document last week. Let me look into this and get back to you. If it's quicker and convenient (too painful to log into forum and respond) I can be reached at srianand1290@gmail.com
Nathan_R_Intel
Employee
129 Views

Sure do let me know if you have further questions.​

Reply