Ideas for my thesis using DE1-SoC development board and DSP Builder tool.

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Ideas for my thesis using DE1-SoC development board and DSP Builder tool.

851 Views

Hi,

I am working in my master degree thesis using DE1-SoC development board. Now I am doing the user interface using a hard processor system (HPS ARM) with linux embedded to control a Terasic Multi-touch LCD module.

I need some ideas to do some ip core in fpga such as digital signal processing for audio or communications, or other things.

Thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.