FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5152 Discussions

If I have a DDR4 -2400 (64-DQ pins) , configuring read/write data bit width as 64 in single channel mode I would receive 128bit data on request from DDR in a single clock Is my understanding correct?

SKGR0
Beginner
331 Views

If yes, Can I increase the bandwidth (more than 128 bits) , if I use a dual channel mode having a maximum of only 64 DQ bits?

0 Kudos
1 Reply
Deshi_Intel
Moderator
153 Views

HI,

 

If you configured DDR4 IP with 64 DQ data width, then at one clock cycle, you can transfer max 128 bits data due to double data rate (DDR) architecture.

 

DDR architecture works in a way where it will utilize both rising edge of clock and falling edge of clock to transfer data.

  • Meaning at clock rising edge, you transfer 64 bits
  • At the same clock falling edge. you transfer another 64 bits
  • That's why in one clock that contains both rising edge and falling edge, you get total of 128 bits transfer

 

I hope I clear your doubt.

 

Thanks.

 

Regards,

dlim

Reply