FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

If I use 1.35V for DDR3L and 3.3V for other IOs, what should be the voltage on VCCPD rail.

SKacc
Novice
‎11-21-2019 01:00 PM
425 Views

Recommended operating conditions of datasheet(av_51002) says "VCCPD must be 2.5 V when VCCIO is 2.5, 1.8, 1.5, 1.35, 1.25, or 1.2 V. VCCPD must be 3.0 V when VCCIO is 3.0 V. VCCPD must be 3.3 V

when VCCIO is 3.3 V."

 

0 Kudos

Link Copied

1 Reply
BoonT_Intel
Moderator
‎11-23-2019 03:23 PM
183 Views

Hi Sir,

With this combination, are you able to let the Quartue compilation pass fitter?

If it pass, then you can check the .pin file and see what voltage level should connect to the VCCPD pin.

Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.