FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5232 Discussions

In DE10-NANO, can we add more UART interface on Arduino Headers?




I'm newbie in FPGA and SoC programming. I have DE10-Nano and I read all tutorial from here https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=205&No=1046&PartNo=4 .

In default FPGA base I'm using MRAA Library and it has really good API to work with sensors. I need 3 or 4 RX/TX headers for my applications. Even if I create custom QSYS, I don't know how to create driver. Is it enough to create Device Tree Source(DTS) which mentioned here?https://bitlog.it/hardware/building-embedded-linux-for-the-terasic-de10-nano-and-other-cyclone-v-soc...

I mean, if I create RBF(Raw Binary File) and DTS files, can I use Arduino Headers as /dev/ttyS0, /dev/ttyS1, /dev/ttyS2 ?


Is there any documentation I can follow to accomplish this?


I found these but no mention about UART.

FPGA, SoC, And CPLD Boards And Kits Forum - Intel® Community Forum


Building embedded Linux for the Terasic DE10-Nano (and other Cyclone V SoC FPGAs) | bitlog :: uncove...


Embedded Linux Beginners Guide | Documentation | RocketBoards.org


Load fpga rbf from device tree overlay ( DE10NANO) - Linux Kernel - RocketBoards Forum


GSRD v15.1 - Device Tree Generator | Documentation | RocketBoards.org

0 Kudos
2 Replies
Hi, First of all, welcome to FPGA & SoC world. Yes you can have mutli TX/RX on the PIO pins for sure. But the question here; are you going to do it using FPGA HDL only, NIOS II or embedded SoC. If you are new in FPGA I recommend you to use the NIOS II (Platform designer) which will give you the required application. Here you can search for design examples : https://fpgacloud.intel.com/devstore/platform/?acds_version=any Here is the references for you to use NIOS II : https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/nios2/n2sw_nii52016.pdf Useful vedios by Intel: https://www.youtube.com/watch?v=WGteIQqNfvY https://www.youtube.com/watch?v=o-K8VBa0Uk8 https://www.youtube.com/watch?v=lG2I56NKLQk Regards,
Hi Burak Han, Please let me know if need more support in FPGA. Regards,