FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6123 Discussions

In IC Arria 10 SX FPGA(10AS048H3F34E2SG part no) can I used clock I/O lvds differential pins in LVDS receiver/transmitter differential I/O pins

pkuma54
Beginner
‎01-18-2019 10:20 AM
1,207 Views

Hi Mam/Sir,

This is prabhu kumar k i am using 10AS048H3F34E2SG part pls can you send IC pin description details or pin mux details.

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.