FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

In Quartus cyclone V gx for device ("5CGXC7D6F31C7") we have 480 i/o pin's,

Pa1_bhandari
Beginner
441 Views

Hie,

In Quartus cyclone V gx for device ("5CGXC7D6F31C7") we have 480 i/o pin's, so if i am using almost 460 pin's , will there be any signal integrity issues?

how do we enable SSO(signal switching noise analysis) when we are doing pin assignment .

 

Thanks

 

Pavan

 

@lakshmi.narayanan@blackpeppertech.com

@vedashri.parashivamurthy@blackpeppertech.com

0 Kudos
2 Replies
AnandRaj_S_Intel
Employee
118 Views

Hi Pavan,

 

If we follow all pin connection guideline other board design guidelines  there should not be signal integrity issues.

Also we can perform signal integrity analysis using your board design determine the FMAX for your system.

 

Checklist

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an662.pdf

 

The I/O counts on FPGAs and logic density requirements of designs have increased exponentially. The higher-speed interfaces in FPGAs, including high-speed serial interfaces and memory interfaces, require careful interface design on the PCB. Simultaneous switching noise (SSN) often leads to the degradation of signal integrity by causing signal distortion, thereby reducing the noise margin of a system

Follow below link for  Simultaneous switching noise.under Assignment->Settings->SSN Analysis

https://www.intel.co.jp/content/dam/altera-www/global/ja_JP/pdfs/literature/hb/qts/qts_qii5v2_02.pdf

 

Regards

Anand

 

SreekumarR_G_Intel
118 Views
Hello Pavan, Can you let me know further clarification required ? Thank you , Regards, Sree
Reply