FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4973 Discussions

In power sequencing defined for Cyclone V E,Is there any time period specified between 2 sequences(ie , group 1: +1.1V , group2: +2.5V)?

AAnil3
Beginner
169 Views

Hello

In power sequencing defined for Cyclone V E,Is there any time period specified between 2 sequences(ie , group 1: +1.1V , group2: +2.5V)?

 I have observed the sentence : "Ramp up the power rails in Group 1 to a minimum of 80% of their full rail before Group 2 starts."

No Time difference between sequences is mentioned.

 

Thanks

Ashad

0 Kudos
5 Replies
EngWei_O_Intel
Employee
139 Views

Thanks Ashad for your inquiry. Let me get back to you after reviewing your question.

 

Thanks.

Eng Wei

EngWei_O_Intel
Employee
139 Views

Hi Ashad

 

Sorry for late response. For different power rail groups' power up sequence, we need to meet the voltage points requirement in order to meet the spec. I am quoting one of the external site's example diagram as follow (this is for Arria 10 requirement but the same concept applied to Cyclone V devices per Cyclone V spec):

power_sequence.png

AAnil3
Beginner
139 Views

Thanks @ewO_Intel​ .

But in cyclone V handbook , only 2 groups are mentioned.

Also no power down sequence mentioned.

EngWei_O_Intel
Employee
139 Views

Hi Ashad

 

The example diagram above is showing the Arria10 device, we shall refer to the spec for the power rails available in Cyclone V. The recommended power down is in the reverse sequential order of the power up sequence.

 

Thanks.

Eng Wei

EngWei_O_Intel
Employee
135 Views

Hi Ashad

Let me know if you still have further inquiry for this topic before we proceed to close the ticket.

 

Thanks.

Eng Wei

 

Reply