FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
5846 Discussions

Intel FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP not able to write and read from onchip RAM

VMR001
Beginner
490 Views

I have created a design with 3 x 64-bit non-prefetchable BAR,

BAR0-1, has 32k RAM (32K space)

BAR2-3 has 32K RAM (64K space)

BAR 4-5 has 32K RAM (64K space)

used Quartus pro 19.4 for implementation

The target device is Stratix 10 DX kit (Device 1SD280PT2F55E2VGS1)

 

The design was a modified version of Example design of Intel FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP with onchip RAM and DMA.

The following modifications were done to this example design

1) Changed the BAR configurations as given above

2) Disabled DMA controller

3) Added 2 More onchip RAMs

4) Connected from BAR Interpreter to all the Onchip RAMs.

5) added flip-flops to the BAR interpreter block.

I was able to write to the BARs but the data was going to all the memory locations, an immediate read after write retrieves all ff's, but on reboot I can see memory written with the values but all the memories return read data as same value.

Please help me understand the issue.

Attached the system view, address map and the entire archive of the project.

 

0 Kudos
3 Replies
SengKok_L_Intel
Moderator
377 Views

Hi,

 

Are you using the driver that comes with the example design? I have done a quick check, the read/write memory operation is not working, and already feedback to the Intel PCIe IP engineering team to resolve it.

 

Regards -SK

0 Kudos
VMR001
Beginner
377 Views

Thank you for quick response, We checked using intel driver.

0 Kudos
SengKok_L_Intel
Moderator
377 Views

Hi,

 

Could you please use the v19.3 example design instead of v19.4? There is a problem in v19.4, it impact the DMA test, as well as memory read/write test. This problem will be fixed in the next Quartus version release.

 

Regards -SK

0 Kudos
Reply