FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

Intel S10 dev kit p and n trace length matching on the board.

smeng12
Partner
176 Views

 

INTEL的Stratix10开发板上的光模块的收发信号并没有做等长处理,请问PCB线路是不需要做等长吗,收发器内部有能力处理线路不等长的设计吗?谢谢。

0 Kudos
2 Replies
CheePin_C_Intel
Employee
152 Views

Hi,

 

As I understand it, you have some inquiries related to p and n trace length matching on the board. For your information, you should ensure matching length for the board trace for XCVR p/n pins. Sorry as I do not have insight into the design of the S10 devkit layout and could not further comment on that. However, you should ensure matching length on your board.

 

Thank you.

CheePin_C_Intel
Employee
143 Views

Hi,


I believe the initial inquiry has been addressed. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply