FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5151 Discussions

Is resetting eMMC device required in each power-on cycle of the HPS?

Shahad
Beginner
244 Views

I'm using Cyclone V [device: 5CSXFC6C6U23C7]

I want to use eMMC instead of the SDMMC device to store the Linux and FPGA binaries. Then boot the Linux and FPGA from the eMMC device.

 

My eMMC component has a reset input port. Is it required to reset the eMMC device in each HPS power-on cycle and when HPS assert cold or warm reset? is resetting the SDMMC controller is sufficient or we need to reset the SDMMC hardware as well?

 

My question comes from reading (section 4.2.1.8. For QSPI and SD/MMC/eMMC Provide Flash Memory Reset )

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an-cv-av-soc-ddg.pdf

 

 

 

0 Kudos
1 Reply
EBERLAZARE_I_Intel
214 Views

Hi,

 

Yes, the flash device is to be ensure that it is reset as well.

 

It is also documented on page 46 of that Device Design Guidelines.

Reply