FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5288 Discussions

It is urgent, but I think you can answer

fxu001
Novice
362 Views

Hello,

 

I want to report detail timing information in the GUI since I don't know much about Intel FPGA flow. Could you give me the steps; such as, list 1,2 ,3...?

Please don't give me which document that I need to read which it takes a plenty of time; beside, I have not whole picture in your Intel flow. I know the Synopsys report timing commands and constraints in detail since I worked DC group before, but I really need your guys a help in FPGA environment!

 

Thanks

 

-Fred

0 Kudos
4 Replies
Kenny_Tan
Moderator
91 Views
What is the device that you were using? And you are using Quartus Pro or Quartus std? Understand that you don't like to read documentation. Is providing you a short video is good for you?
fxu001
Novice
91 Views
Hello KTan9, I am fine now since my colleague taught me how to use TimingAnalyzer to analyze detail timing paths. Please also close the case. Thank you so much for your quick response. Talk you next time. Thanks, -Fred
sstrell
Honored Contributor III
91 Views

It might be good to consider looking at online training. Start here:

 

https://www.intel.com/content/www/us/en/programmable/support/training/course/odsw1115.html

 

#iwork4intel

fxu001
Novice
91 Views
Hello, Great Info. Thank you so much for your kindly help:) Thanks, -Fred
Reply