JESD204B Lane Limitation

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

JESD204B Lane Limitation

206 Views

Regarding the JESD204B IP, there is an 8-lane limit which appears to relates to the MAC specifically. When using the example design, this is further reduced to 4-lanes if simulation is required as a single core is configured in Duplex mode.

- What is the reason for this limitation?

- Are there any workarounds to overcome the example design limitation (ie. is it possible to instantiate two separate cores, Tx and Rx with an 8-lane interface between them)?

Many thanks,

Toby

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.