LVDS clk

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

LVDS clk

1,002 Views

Now I am using LVDS technologe on my board , the chip I am using is stratix2's device EP2S180F1020C5N , I have used the row bank (bank 2) as the LVDS transmit and receive diffrential pair pins ,but I don't konw how to design the clk input and clk output , Enhance PLL and Fast PLL , which one should I change ? And what the IO specific of the clk I should change in order to support the high-speed transmission ?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.