- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm looking for a recent design for the cyclone iii fpga development board using a Nios2 with MMU and the TSE.
I am using QII 10.1sp1 and SOPC Builder. Are there some as 'reference design' ? TIA, FredLink Copied
5 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Finally, I found one here (http://www.alterawiki.com/uploads/f/f6/20110211_nios2_linux_3c120_125mhz_10.1sp1.tgz).
However, I can't compile it, using QII v10.1sp1, without a 'Timing requirements not met'...- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Check what timing requirements it fails... Possibly JTAG or something not very serious.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The Worst case Timing Paths indicates a slack=-0.033 for the Slow 1200mV 85C Model Setup of the ddr2_Lo_xxx|altpll_component|...pll1|clk[1].
I don't know if there is a relationship, but the verification fails after a nios2-download of my kernel...- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
And the same problem is reported also in the Worst-case slack section of "Multicorner Timing analysis Summary".
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Finally, my kernel boots, it was a bad software configuration. It hangs a little bit later, but that's normal life for a first try!
I hope/suppose the Timing error is not too serious...
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page