FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5931 Discussions

MAX II programming cycles: 100?

Altera_Forum
Honored Contributor II
‎10-31-2008 11:57 AM
1,294 Views

Hello, 

 

I really liked the little MAX II Micro Kit (Terrasic), until I've found it out in the MAX II family datasheet (table 5-3) that the total number of erase/write cycles to the configuration flash is 100? One Hundred? I haven't had such a dramatic disappointment since I learned that Santa is not real. 

 

If this is so, is there a way to configure a MAX II device by updating only the SRAM without touching the flash? It could fix the problem for me, I don't really need permanent changes -- it's for toying around and learning. Can it be done on MAX II in general? On this particular board in particular? 

 

Thanks, 

svo
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-31-2008 12:17 PM
362 Views

As far as I see, there is no option to load the configuration to SRAM directly, every reconfiguration involves reprogramming of the CFM. I wonder however, if the expectable endurance is actually near to the said 100 programming cycles? Most CPLD have a minimum of 1000, and hopefully MAX II can stand it typically.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.