FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6185 Discussions

MAX V器件内部振荡器产生的时钟能否作为CPLD逻辑侧的全局时钟使用

Link Copied

1 Reply
YuanLi_S_Intel
Employee
‎02-26-2020 02:08 AM
285 Views

你是说clock共应，可以用在MAX V内部​逻辑侧吗？是可以的

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.