FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

MAX V器件内部振荡器产生的时钟能否作为CPLD逻辑侧的全局时钟使用

RLi1
Partner
148 Views
0 Kudos
1 Reply
YuanLi_S_Intel
Employee
54 Views

你是说clock共应,可以用在MAX V内部​逻辑侧吗?是可以的

Reply