FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6347 Discussions

MAX V DK Bugs

Altera_Forum
Honored Contributor II
‎08-17-2012 01:07 PM
1,058 Views

I have a MAXV Dev Kit and there are errors in the documentation. Referring to the "MAX V CPLD Development Board Reference Manual", Table 2-9 on Page 2-9.  

 

Jumper 7.2 = D16 (not C14) 

Jumper 7.3 = C14 (not D16) 

 

Jumper 7.6 = B14 (not D13) 

Jumper 7.7 = D13 (not B14) 

 

I would report this on the Altera site but I cant find a link for such inputs. Perhaps a mod can pass this onto the relevant person.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-17-2012 02:11 PM
337 Views

Raise a request via mysupport 

https://www.altera.com/myaltera/mal-index.jsp
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.