FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

MAX V GPIO headers

Altera_Forum
Honored Contributor II
836 Views

On the MAXV DK,  

 

header A has pins denoted; 

5VIN_CONN (j6.11), GND (j6.12, j6.30), 3.3VIN_CONN (j6.29) 

 

header B has pins denoted; 

5VIN_CONN (j7.11), GND (j7.12), 3.3VIN_CONN (j7.29), GND (j7.30) 

 

What is the purpose of these pins?, are they outputs or do they need to be supplied externally from a psu? 

 

If they need to be supplied, then how are they used on the board? (as regards which IO's are powered from them).
0 Kudos
0 Replies
Reply