MAX V GPIO headers

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

MAX V GPIO headers

1,082 Views

On the MAXV DK,

header A has pins denoted;

5VIN_CONN (j6.11), GND (j6.12, j6.30), 3.3VIN_CONN (j6.29)

header B has pins denoted;

5VIN_CONN (j7.11), GND (j7.12), 3.3VIN_CONN (j7.29), GND (j7.30)

What is the purpose of these pins?, are they outputs or do they need to be supplied externally from a psu?

If they need to be supplied, then how are they used on the board? (as regards which IO's are powered from them).

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.