FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits

MAX10 ADC Sequencer problem

sakthi_iitm
Beginner
146 Views

I am using MAX10 internal ADC with Channel 1 and Channel 2. In the platform designer I have invoked ADC control core only (Soft IP) and now I want to change the ADC command channel ( Between channel 1 and channel 2 ) and separate the ADC response data separately  and store in different registers for the both the channels.

 

Can I please get example ( VHDL code) for using ADC control core only to extract the two ADC response datas separately and store in different registers?

0 Kudos
1 Reply
Ash_R_Intel
Employee
118 Views

Hi,

You can generate ADC IP with sequencer logic which adds additional blocks to the control only core. Other option is to check for an example design on Intel FPGA design store: FPGA Design Store | Intel


Regards


Reply